System Settings

 
Environment Settings
Environment Variable xst ngdbuild map par
PATHEXT .COM;
.EXE;
.BAT;
.CMD;
.VBS;
.VBE;
.JS;
.JSE;
.WSF;
.WSH;
.MSC
.COM;
.EXE;
.BAT;
.CMD;
.VBS;
.VBE;
.JS;
.JSE;
.WSF;
.WSH;
.MSC
.COM;
.EXE;
.BAT;
.CMD;
.VBS;
.VBE;
.JS;
.JSE;
.WSF;
.WSH;
.MSC
.COM;
.EXE;
.BAT;
.CMD;
.VBS;
.VBE;
.JS;
.JSE;
.WSF;
.WSH;
.MSC
Path C:\Xilinx\12.1\ISE_DS\ISE\lib\nt64;
C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64;
C:\Xilinx\12.1\ISE_DS\PlanAhead\bin;
C:\Xilinx\12.1\ISE_DS\EDK\bin\nt64;
C:\Xilinx\12.1\ISE_DS\EDK\lib\nt64;
C:\Xilinx\12.1\ISE_DS\common\bin\nt64;
C:\Xilinx\12.1\ISE_DS\common\lib\nt64;
C:\Windows\system32;
C:\Windows;
C:\Windows\System32\Wbem;
C:\Windows\System32\WindowsPowerShell\v1.0\;
C:\MATLAB7\bin\win32
C:\Xilinx\12.1\ISE_DS\ISE\lib\nt64;
C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64;
C:\Xilinx\12.1\ISE_DS\PlanAhead\bin;
C:\Xilinx\12.1\ISE_DS\EDK\bin\nt64;
C:\Xilinx\12.1\ISE_DS\EDK\lib\nt64;
C:\Xilinx\12.1\ISE_DS\common\bin\nt64;
C:\Xilinx\12.1\ISE_DS\common\lib\nt64;
C:\Windows\system32;
C:\Windows;
C:\Windows\System32\Wbem;
C:\Windows\System32\WindowsPowerShell\v1.0\;
C:\MATLAB7\bin\win32
C:\Xilinx\12.1\ISE_DS\ISE\lib\nt64;
C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64;
C:\Xilinx\12.1\ISE_DS\PlanAhead\bin;
C:\Xilinx\12.1\ISE_DS\EDK\bin\nt64;
C:\Xilinx\12.1\ISE_DS\EDK\lib\nt64;
C:\Xilinx\12.1\ISE_DS\common\bin\nt64;
C:\Xilinx\12.1\ISE_DS\common\lib\nt64;
C:\Windows\system32;
C:\Windows;
C:\Windows\System32\Wbem;
C:\Windows\System32\WindowsPowerShell\v1.0\;
C:\MATLAB7\bin\win32
C:\Xilinx\12.1\ISE_DS\ISE\lib\nt64;
C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64;
C:\Xilinx\12.1\ISE_DS\PlanAhead\bin;
C:\Xilinx\12.1\ISE_DS\EDK\bin\nt64;
C:\Xilinx\12.1\ISE_DS\EDK\lib\nt64;
C:\Xilinx\12.1\ISE_DS\common\bin\nt64;
C:\Xilinx\12.1\ISE_DS\common\lib\nt64;
C:\Windows\system32;
C:\Windows;
C:\Windows\System32\Wbem;
C:\Windows\System32\WindowsPowerShell\v1.0\;
C:\MATLAB7\bin\win32
XILINX C:\Xilinx\12.1\ISE_DS\ISE C:\Xilinx\12.1\ISE_DS\ISE C:\Xilinx\12.1\ISE_DS\ISE C:\Xilinx\12.1\ISE_DS\ISE
XILINXD_LICENSE_FILE c:\xilinx_ise_12.3\license.dat c:\xilinx_ise_12.3\license.dat c:\xilinx_ise_12.3\license.dat c:\xilinx_ise_12.3\license.dat
XILINX_DSP C:\Xilinx\12.1\ISE_DS\ISE C:\Xilinx\12.1\ISE_DS\ISE C:\Xilinx\12.1\ISE_DS\ISE C:\Xilinx\12.1\ISE_DS\ISE
XILINX_EDK C:\Xilinx\12.1\ISE_DS\EDK C:\Xilinx\12.1\ISE_DS\EDK C:\Xilinx\12.1\ISE_DS\EDK C:\Xilinx\12.1\ISE_DS\EDK
XILINX_PLANAHEAD C:\Xilinx\12.1\ISE_DS\PlanAhead C:\Xilinx\12.1\ISE_DS\PlanAhead C:\Xilinx\12.1\ISE_DS\PlanAhead C:\Xilinx\12.1\ISE_DS\PlanAhead
 
Synthesis Property Settings
Switch Name Property Name Value Default Value
-ifn   shem.prj  
-ifmt   mixed MIXED
-ofn   shem  
-ofmt   NGC NGC
-p   xc3s500e-5-fg320  
-top   shem  
-opt_mode Optimization Goal Speed SPEED
-opt_level Optimization Effort 1 1
-iuc Use synthesis Constraints File NO NO
-lso Library Search Order shem.lso  
-keep_hierarchy Keep Hierarchy NO NO
-netlist_hierarchy Netlist Hierarchy as_optimized as_optimized
-rtlview Generate RTL Schematic Yes NO
-glob_opt Global Optimization Goal AllClockNets ALLCLOCKNETS
-read_cores Read Cores YES YES
-write_timing_constraints Write Timing Constraints NO NO
-cross_clock_analysis Cross Clock Analysis NO NO
-bus_delimiter Bus Delimiter <> <>
-slice_utilization_ratio Slice Utilization Ratio 100 100%
-bram_utilization_ratio BRAM Utilization Ratio 100 100%
-verilog2001 Verilog 2001 YES YES
-fsm_extract   YES YES
-fsm_encoding   Auto AUTO
-safe_implementation   No NO
-fsm_style   lut LUT
-ram_extract   Yes YES
-ram_style   Auto AUTO
-rom_extract   Yes YES
-shreg_extract   YES YES
-rom_style   Auto AUTO
-auto_bram_packing   NO NO
-resource_sharing   YES YES
-async_to_sync   NO NO
-mult_style   auto AUTO
-iobuf   YES YES
-max_fanout   500 500
-bufg   24 24
-register_duplication   YES YES
-register_balancing   No NO
-optimize_primitives   NO NO
-use_clock_enable   Yes YES
-use_sync_set   Yes YES
-use_sync_reset   Yes YES
-iob   auto AUTO
-equivalent_register_removal   YES YES
-slice_utilization_ratio_maxmargin   5 0%
 
Translation Property Settings
Switch Name Property Name Value Default Value
-intstyle   ise None
-dd   _ngo None
-p   xc3s500e-fg320-5 None
-uc   pin.ucf None
 
Map Property Settings
Switch Name Property Name Value Default Value
-ir Use RLOC Constraints OFF OFF
-cm Optimization Strategy (Cover Mode) area area
-intstyle   ise None
-o   shem_map.ncd None
-pr Pack I/O Registers/Latches into IOBs off off
-p   xc3s500e-fg320-5 None
 
Place and Route Property Settings
Switch Name Property Name Value Default Value
-t   1 1
-intstyle   ise  
-ol Place & Route Effort Level (Overall) high std
-w   true false
 
Operating System Information
Operating System Information xst ngdbuild map par
CPU Architecture/Speed AMD Athlon(tm) 64 X2 Dual-Core Processor TK-57/1900 MHz AMD Athlon(tm) 64 X2 Dual-Core Processor TK-57/1900 MHz AMD Athlon(tm) 64 X2 Dual-Core Processor TK-57/1900 MHz AMD Athlon(tm) 64 X2 Dual-Core Processor TK-57/1900 MHz
Host McTiTeJl-ΟΚ McTiTeJl-ΟΚ McTiTeJl-ΟΚ McTiTeJl-ΟΚ
OS Name Microsoft Microsoft Microsoft Microsoft
OS Release major release (build 7600) major release (build 7600) major release (build 7600) major release (build 7600)